October 4, 201114 yr How is it bugged? I have validations at every 1MHz FSB before this back to 600. Bugged divider is 5:8 on 400 strap I believe. I am using 266 strap with 2:3 divider. I get same RAM MHz on 266 strap with higher divider (think it's 5:8).
October 4, 201114 yr Author Well, DDR3 will handle CL4, CL6, CL8 and CL10 stages, DDR2 - CL2 stage. DDR is out of the game, I suppose.
Join the conversation
You can post now and register later. If you have an account, sign in now to post with your account.