Jump to content
HWBOT Community Forums

digitalbath

Members
  • Content Count

    6
  • Joined

  • Last visited

Community Reputation

14 Good

About digitalbath

  • Rank
    kitchen robot

Converted

  • Location
    Germany
  1. I did tests at romsips and found the following: In my opinion, the first line in the romsips contain coding for the FSB values. In the end, there are usually these values: 0C0C 1010 1414 1818 What struck me is that there is always a jump by 4 values. These 4 values should always be a jump by 33MHz: 100-133-166-200. One value results in 8.33 MHz. If so, then these values (in hexadecimal) should result in: 01 = 8.33MHz 02 = 16.66MHz 03 = 25.00MHz 04 = 33.33MHz 05 = 41.66MHz 06 = 50.00MHz 07 = 58.33MHz 08 = 66.33MHz 09 = 75.00MHz 0A = 83.33MHz 0B = 91.66MHz 0C = 100.00MHz 0D = 108.33MHz 0E = 116.66MHz 0F = 125.00MHz 10 = 133.33MHz 11 = 141.66MHz 12 = 150.00MHz 13 = 158.33MHz 14 = 166.66MHz 15 = 175.00MHz 16 = 183.33MHz 17 = 191.66MHz 18 = 200.00MHz 19 = 208.33MHz 1A = 216.66MHz ... fits perfectly. Now you just have to test it. I do this by changing the values of the rompsips in the main BIOS after the BPL module. One of these four romsips is responsible for the fail-safe boot. the order is usually: 1414 1414 = 166MHz 0C0C 0C0C = 100MHz 0C0C 0C0C = 100MHz 0C0C 0C0C = 100MHz I changed it to: 1414 1414 = 166MHz 0D0D 0D0D = 108.33MHz 0E0E 0E0E = 116.66MHz 0F0F 0F0F = 125MHz after flashing (winflash): A start with the Ins key pressed: So my theory should be correct.
  2. I have modded a BIOS for the ASUS A7N8X-E, based on the latest official 1013 BIOS. There are still small points to be improved, but so far it is going well for me and without problems. USE AT YOUR OWN RISK! I TAKE NO RESPONSIBILITY FOR ANY DAMAGE THIS BIOS CAUSES changelog: * BPL version 3.19 * [ED55] romsips from Infrared , many thanks! * Soft L12 Mod * AMD Athlon XP-M name * added tRC; tRFC; tREF; DIMM Drive Strength and DIMM Slew Rate options * CPU Interface optimal / aggressive selectable on manual settings * changed Fullscreen Bitmap 1013_ED55.zip
  3. I compared 4 diffrent NVMM versions. NVMM 4.31 - 02/24/04 NVMM 4.34 - 03/23/04 NVMM 4.35 - 07/02/04 NVMM 4.40 - 04/29/04 I tested it with modified ED55 romsips from Infrared on my Delta2 board. They work very well on Delta2. Thanks a lot for this. Version 4.31 and 4.34 are very similar and work best when the interface is off. Version 4.35 is the worst, but works better with interface on than 4.31 and 4.34. My best results were achieved with version 4.40. It is similar to 3.19. Both 4.40 and 3.19 work well with interface on. The differences are probably only a few MHz. nvmm434-cpc-on.bpl
  4. Okay, I have followed your suggestion and overwritten the second block with 0. The board does not boot with 4.85 and 4.08. 4.31 is going well. Performance is comparable to 4.40. Now we have three working versions for the newer boards: 4.31, 4.35 and 4.40
  5. I will try the NVMM bpl on my Delta2.The delta2 board needs the 4.xx version for the right RAM auto timing detection. With a 3.xx version the board detects falshe auto timings and therefore does not boot with every ram stick. Manually set timings work without problems. Maybe that's why not every 4.xx version works on the older boards.
  6. 4.62 does not work for me either. 4.40 works on my delta2 so far without problems I think the NVMM bpl was only made for the boards with the southbridge update
×
×
  • Create New...