Jump to content
HWBOT Community Forums

Recommended Posts

Posted

Not much to say right now. I tried hard, but couldn't resist picking up an Athlon X4 845 Excavator chip to play SuperPI 32M with. Two weeks ago I went to the Guang Hua local computer market and saw it priced for ~ 2000 TWD. Next thing I remember was walking outside with a plastic back and a CPU.

 

I just installed the system and might do some testing this weekend. If you're upgrading from Trinity, Richland or Kaveri don't forget to FIRST flash the BIOS to the latest version! Excavator is a new architecture and it seems that without BIOS flash the board simply won't boot. Just a heads up ...

 

... now, has anyone tried a PCIe SSD to get around the BCLK frequency wall?

 

attachment.php?attachmentid=4294&stc=1&d=1463019635

 

attachment.php?attachmentid=4302&stc=1&d=1463113338

 

attachment.php?attachmentid=4303&stc=1&d=1463113338

Posted
beat my score man:) (But seems, you must try Win7 for "auto" multiplier and CPB enabled.

 

Yeah, that seems to be the main challenge right now. Can't get turbo ratio enabled in XP :(

Posted

From what I see, the issue is that in XP the CPU is stuck in P2 state and there is no ACPI support to enable turbo mode. I checked with AmdMsrTweaker, which has 15h family support, and confirmed the max available ratio is in fact 38x. However, Turbo mode is disabled. Elmor's am3_pcratio tool also indicates that the 38x ratio is available in XP ... just not configurable for P2 state.

 

So, all I need to figure out is how to get RWeverything working on my XP install and how to switch P-states.

 

FYI, here is AMD's tech documentation for those who are interested in going hardcore: http://support.amd.com/TechDocs/50742_15h_Models_60h-6Fh_BKDG.pdf

 

attachment.php?attachmentid=4321&stc=1&d=1463448775

Posted (edited)

Athlon X4 845 is a locked SKU so you cannot configure the maximum boosted multiplier for any other PState than Pb0. The programming conditions for each PState on Carrizo are =< the original FID and VID of the PState.

 

Carrizo is PITA to work with anyway. I can think of several ways to get around this using SMU, but the implementation would be pretty complex and I have not been able to test it since I don't have any of these chips available.

 

Also you cannot force the PState to switch to any boosted PState, since PState 0 command points to P0 instead of Pb0. Boosted PStates are not visible to the PStateCMD register, unless you set the "number of boosted states" value to zero (which cannot be done with ease).

 

It seems that BR will be useless too as it appears that AMD won't be releasing any unlocked SKUs :rolleyes:

Edited by The Stilt
Posted

38x ratio is indeed working in XP, however it can't be forced and it seems to be not always kicking in at high voltages/bclk/oc (not sure what). In idle it will stick to 35x, so the boost kicks in after the process has started.

 

This isn't going to be an easy ride ...

 

@The Stilt, are you up for some testing with Carrizo? I'm totally up for shipping some parts if needed.

Posted (edited)

No need to send anything over as these chips can be had for 60€ or so. I just haven't had any interested on these since I already have a Carrizo in a laptop which I have already tested throughly.

 

So let say if you start SuperPI, the executing core (CU) will jump to 38x multiplier? If that's the case then Turbo is obviously active and working. Carrizo is the first AMD chip which can accurately monitor it's operating parameters and adjust the frequency accordingly. At some point you will most likely be limited by the TDP limit, at least when multiple cores are used. Even the mobile Carrizos running at significantly lower voltages require around 50W TDP to maintain all cores at 3400MHz during Cinebench.

 

I don't expect that the "number of boosted states" can be changed on this CPU. You would need to change it to zero in order to constantly use the highest available multiplier (38x). However if you're already limited by the TDP, then it won't obviously help much. The only other way around would be basically cheating the power management. If AMD hasn't disabled the TDP control (through SMU), increasing the TDP limit to "sufficient" levels would make the chip run constantly at the maximum frequency under the load. This works for mobile Carrizos at least.

 

Also the information displayed by MSRTweaker is wrong for most parts. The displayed voltages are wrong (SVI scale used instead of SVI2) and the other information is not displayed properly either. The multipliers are correct, but that's about it.

 

To know your original voltages:

 

Calculate the delta between the voltage displayed by MSRTweaker (each PState) and 1.55V. Divide the delta by two and add it to the displayed value. 1.40000V for "P0" (Pb0) is actually 1.47500V.

 

I'll let you know if I find a good way to solve the pending issue.

 

Edit: Check D18F4x15C.

 

Bit 31:31 is 1, correct (BoostLock)?

Bits 4:2 is 2, correct (NumBoostStates, Pb0 38x & Pb1 37x on this CPU)

 

If that's the case, then increasing the TDP is most likely the only way. Unless you can "tune" the engineer sandbox fuses... :D

Edited by The Stilt
Posted
No need to send anything over as these chips can be had for 60€ or so. I just haven't had any interested on these since I already have a Carrizo in a laptop which I have already tested throughly.

 

So let say if you start SuperPI, the executing core (CU) will jump to 38x multiplier? If that's the case then Turbo is obviously active and working. Carrizo is the first AMD chip which can accurately monitor it's operating parameters and adjust the frequency accordingly. At some point you will most likely be limited by the TDP limit, at least when multiple cores are used. Even the mobile Carrizos running at significantly lower voltages require around 50W TDP to maintain all cores at 3400MHz during Cinebench.

 

I don't expect that the "number of boosted states" can be changed on this CPU. You would need to change it to zero in order to constantly use the highest available multiplier (38x). However if you're already limited by the TDP, then it won't obviously help much. The only other way around would be basically cheating the power management. If AMD hasn't disabled the TDP control (through SMU), increasing the TDP limit to "sufficient" levels would make the chip run constantly at the maximum frequency under the load. This works for mobile Carrizos at least.

 

Also the information displayed by MSRTweaker is wrong for most parts. The displayed voltages are wrong (SVI scale used instead of SVI2) and the other information is not displayed properly either. The multipliers are correct, but that's about it.

 

To know your original voltages:

 

Calculate the delta between the voltage displayed by MSRTweaker (each PState) and 1.55V. Divide the delta by two and add it to the displayed value. 1.40000V for "P0" (Pb0) is actually 1.47500V.

 

I'll let you know if I find a good way to solve the pending issue.

 

Edit: Check D18F4x15C.

 

Bit 31:31 is 1, correct (BoostLock)?

Bits 4:2 is 2, correct (NumBoostStates, Pb0 38x & Pb1 37x on this CPU)

 

If that's the case, then increasing the TDP is most likely the only way. Unless you can "tune" the engineer sandbox fuses... :D

 

 

3wqLSrP.gif

Posted
Edit: Check D18F4x15C.

 

Bit 31:31 is 1, correct (BoostLock)?

Bits 4:2 is 2, correct (NumBoostStates, Pb0 38x & Pb1 37x on this CPU)

 

If that's the case, then increasing the TDP is most likely the only way. Unless you can "tune" the engineer sandbox fuses... :D

 

D18F4x15C

[31:31] = 0

[4:2] = 2

 

D18F4x16C

[3:3] = 1 (TdpLimitDis)

 

attachment.php?attachmentid=4330&stc=1&d=1463558314

Posted
D18F4x15C

[31:31] = 0

[4:2] = 2

 

D18F4x16C

[3:3] = 1 (TdpLimitDis)

 

attachment.php?attachmentid=4330&stc=1&d=1463558314

 

There might be hope.

TdpLimitDis shouldn't do anything since the power management is a SMU feature. This bit should only affect Apm itself. Will writing 15Ch Bits 4:2 to 0 (from 2) stick?

Posted
There might be hope.

TdpLimitDis shouldn't do anything since the power management is a SMU feature. This bit should only affect Apm itself. Will writing 15Ch Bits 4:2 to 0 (from 2) stick?

 

Doesn't stick

 

attachment.php?attachmentid=4331&stc=1&d=1463559809

Posted

So would the great fix be adjustable or removable TDP by the motherboard?

 

Am I gathering correctly that while we can force a PState in XP currently, we still have to be mindful of TDP as it will change the PState as we get closer or reach the TDP limit?

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.

Guest
Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

×
×
  • Create New...