Jump to content
HWBOT Community Forums

xxbassplayerxx

Members
  • Posts

    2162
  • Joined

  • Last visited

  • Days Won

    5

Everything posted by xxbassplayerxx

  1. Yup.. It seems to some 1.5-1.7V is actually 2.1-2.5V
  2. And seems to be more and more common with Z77 MSI boards
  3. I mean... I knew it was tomorrow in Taipei but I didn't get the memo that it was already next week too!
  4. WOOOO!!!! GO Slew rates!!!! Booting with 29.33 multiplier Slew 2 did 28.00 multi, slew 3 does 29.33
  5. It was me that this happened to. I was messing around with my 3770K at ~1.70V on the MSI Z77A-GD65. I open up CPU-Z and it shows 2.3V (or something like that) and board immediately turns off, there's a bit of burnt electronics smell, and then dead chip and board. Sounds like there's a definite bug in all of this...
  6. I did some refresher reading and realized that the only thing I left on Auto is the slews and apparently those should help. I'll mess with them later tonight when I get back from work.
  7. If I have all of the subtimings set manually and I can boot with 102.54 BCLK and 26.00 multi (2666 effective), I should have no issue booting at 100x26.66, correct? Because that's not what's happening. I can't boot with a multiplier higher than 26.00. BIOS F6C. EDIT: Booting at 106x26.00 for 2756 effective... but I still can't even boot at 100x26.66. EDIT 2: Pushed as far as I could in Windows... 109.5x26.00 = 2850. Of course when it froze, it caused a cold boot. It wouldn't even boot at 105x26.00 anymore. To get there, I had to start with the BCLK low and slowly make my way up (101x26, 102x26, 103x26, etc.). Here is the full array of settings. Everything is quite loose: BCLK 100 CPU Multi 35 CPU Speed 2500 Memory Multi 26 Memory Speed 2600 CPU Vcore 1.35 CPU VTT 1.15 CPU PLL Auto IMC 1.15 DRAM Voltage 1.65 CAS 11 tRCD 13 tRP 13 tRAS 31 tRC 40 tRRD 7 tWWTR 10 tWR 16 tWTP 24 tWL 8 tRFC 214 tRTP 10 tFAW 30 tCMD 1 tRW Stability 3 tWR Stability 3 tREFI 10920 tREFIX9 95 tRRDR 3 tRRDD 3 tWWDR 5 tWWDD 5 tRWDRDD 5 tWRDRDD 3 tRWSR 5 tRRSR 5 tWWSR 6 tMOD 21 tXSoffset 16 tWLO 14 tCKE 12 tXPDLL 32 tXPDLL 8 tAONPD 14 Read Slew Auto Write Slew Auto
  8. If I recall, Afterburner 1.50 Extreme, 1.51X, or 1.60 beta 4 is the one to use for GTX 480/580...
  9. "This video is currently unavailable"
  10. Poor chip lol. Impressed it can still run even after that!
  11. Woooo goooo Nvidia Now to acquire Fermi...
  12. Link that over in the 560 thread if you haven't yet.
  13. Here's the VID mod I worked up. I have not tried it (nor do I have the card). I went off of photos and datasheets for similar controllers. Eeky tried it and said they had no luck, but I still have faith! The VID pins are as follows: Pin 54 - VID7 Pin 55 - VID6 Pin 56 - VID5 Pin 57 - VID4 Pin 58 - VID3 Pin 59 - VID2 Pin 60 - VID1 Pin 61 - VID0 These pins on the 1981 are by a double bank of resistors which is how VID is designed. When I refer to the first bank of resistors, I mean the bank closest to the controller (the orientation of the two images is different, so it can get confusing). Here's an image: (Thanks TPU for the original) Assuming these pins are the VID pins, here are the values I got from the images of the 560 above: Pin 54 - VID7 0 1 (Bank 1 Bank 2) Pin 55 - VID6 0 1 Pin 56 - VID5 0 1 Pin 57 - VID4 1 0 Pin 58 - VID3 1 0 Pin 59 - VID2 0 1 Pin 60 - VID1 1 0 Pin 61 - VID0 1 0 Note that the first bank of numbers (the resistors closest to the chip) are the ones called out in the VID table. When one bank contains a resistor, the other will not. The 1 represents where the resistor goes. So the two banks above translate into: 7 6 5 4 3 2 1 0 (VIDx) 0 0 0 1 1 0 1 1 Quick binary tutorial: 1 - 0000 0001 2 - 0000 0010 3 - 0000 0011 4 - 0000 0100 5 - 0000 0101 6 - 0000 0110 7 - 0000 0111 8 - 0000 1000 Referring to the uPI datasheet attached, you can see that our number (0001 1011) corresponds to a Voffset of 168.75mV. If you measure the voltage that the controller is providing the GPU, you can use this to determine the reference voltage (Vref) for the controller (the voltage upon which all of the VID adjustments are based). Vref = vGPU - Voffset For example, if the vGPU is 1.20V, the reference voltage for the controller is 1.20V - 0.16875V = 1.03125V. Knowing this reference voltage, assume we want a vGPU of 1.50V. To find the Voffset, we would do 1.50V - 1.03125V = 0.46875V = 468.75mV. Looking to our tables, this means we need a VID configuration of 0100 1011. So you want to perform this mod? Here's what you need to do: Note the stock voltage (under load) of your GPU in Windows. If software voltage monitoring is not available, measure the vGPU of your card with a DMM. Look at the VID section (Pins 53-60) on the card and write down the first bank (closest to the controller). Use a 1 for a resistor and a 0 for no resistor. Once you have your 8-digit binary number, compare this to the VID table. Find the Voffset that your binary number corresponds to and subtract this from your vGPU. This will give you the reference voltage for the controller. Once you know how much voltage you want, subtract the Vref from your goal. This will give you the Voffset. Look to the tables to determine what binary you need and make the modification to the card (move the resistors)! To simplify the experimental process of trying different VID configurations, it may be wise to device a switching configuration. I would recommend using 8 single pole dual throw (SPDT) switches (example). This allows one input and switches between two outputs. One output would connect to a +5V source and the other output would connect to GND. You would have the circuit below. It allows you to use one resistor and use a SPDT switch to connect it to either +5V or GND. When connected to the +5V source, this corresponds to a logical 1. When connected to GND, it corresponds to a logical 0. I believe the resistors are 10kΩ, but measure to be sure. uPI VID Offset Chart
  14. I think the UD5's gold looks good. It's an accent color... not a form of currency.
  15. Photos of the mods! Both of you!
  16. I've updated it a bit since yesterday. I was one pin off on where it starts (starts at pin 54, not 53). I'm almost positive it's correct today, though! One side of each bank should be VID and the other should be +5V on the first bank and GND on the other bank.
  17. Check my post here: http://forum.hwbot.org/showpost.php?p=244225&postcount=77
  18. Since Aquamark doesn't really scale much with GPU clocks, that makes sense!
  19. Regarding the clocks over 999... You must use drivers earlier the 300.xx to do this.
  20. I do not have this card. This mod is untested. Here's a closeup of the chip and the MSI card: Highres Front Image (Thanks TPU) From the images, the VID pins are as follows: Pin 54 - VID7 Pin 55 - VID6 Pin 56 - VID5 Pin 57 - VID4 Pin 58 - VID3 Pin 59 - VID2 Pin 60 - VID1 Pin 61 - VID0 These pins on the 1981 are by a double bank of resistors which is how VID is designed. When I refer to the first bank of resistors, I mean the bank closest to the controller (the orientation of the two images is different, so it can get confusing). Here's an updated image: Assuming these pins are the VID pins, here are the values I got from the images of the 560 above: Pin 54 - VID7 0 1 (Bank 1 Bank 2) Pin 55 - VID6 0 1 Pin 56 - VID5 0 1 Pin 57 - VID4 1 0 Pin 58 - VID3 1 0 Pin 59 - VID2 0 1 Pin 60 - VID1 1 0 Pin 61 - VID0 1 0 Note that the first bank of numbers (the resistors closest to the chip) are the ones called out in the VID table. When one bank contains a resistor, the other will not. The 1 represents where the resistor goes. So the two banks above translate into: 7 6 5 4 3 2 1 0 (VIDx) 0 0 0 1 1 0 1 1 Quick binary tutorial: 1 - 0000 0001 2 - 0000 0010 3 - 0000 0011 4 - 0000 0100 5 - 0000 0101 6 - 0000 0110 7 - 0000 0111 8 - 0000 1000 Referring to the uPI datasheet attached, you can see that our number (0001 1011) corresponds to a Voffset of 168.75mV. If you measure the voltage that the controller is providing the GPU, you can use this to determine the reference voltage (Vref) for the controller (the voltage upon which all of the VID adjustments are based). Vref = vGPU - Voffset For example, if the vGPU is 1.20V, the reference voltage for the controller is 1.20V - 0.16875V = 1.03125V. Knowing this reference voltage, assume we want a vGPU of 1.50V. To find the Voffset, we would do 1.50V - 1.03125V = 0.46875V = 468.75mV. Looking to our tables, this means we need a VID configuration of 0100 1011. So you want to perform this mod? Here's what you need to do: Note the stock voltage (under load) of your GPU in Windows. If software voltage monitoring is not available, measure the vGPU of your card with a DMM. Look at the VID section (Pins 53-60) on the card and write down the first bank (closest to the controller). Use a 1 for a resistor and a 0 for no resistor. Once you have your 8-digit binary number, compare this to the VID table. Find the Voffset that your binary number corresponds to and subtract this from your vGPU. This will give you the reference voltage for the controller. Once you know how much voltage you want, subtract the Vref from your goal. This will give you the Voffset. Look to the tables to determine what binary you need and make the modification to the card (move the resistors)! To simplify the experimental process of trying different VID configurations, it may be wise to device a switching configuration. I would recommend using 8 single pole dual throw (SPDT) switches (example). This allows one input and switches between two outputs. One output would connect to a +5V source and the other output would connect to GND. You would have the circuit below. It allows you to use one resistor and use a SPDT switch to connect it to either +5V or GND. When connected to the +5V source, this corresponds to a logical 1. When connected to GND, it corresponds to a logical 0. I believe the resistors are 10kΩ, but measure to be sure. uPI VID Offset Chart
  21. I bet OC will be $220-$275 and OC Force will be $399.
×
×
  • Create New...