
TerraRaptor
Members-
Posts
1982 -
Joined
-
Last visited
-
Days Won
50
Content Type
Profiles
Forums
Events
Blogs
Everything posted by TerraRaptor
-
I have 2 new things to mention: 1. On high death rate of REX - one of the possible explanations. Board has 2 bios chips and has a bios option that allows board to start with second chip in case POST with primary chip fails (iROG crashfree bios - options are keep or switch). So, I assume and had seen it in practice, in case bios chips contain different firmware versions, settings saved in CMOS for 1301 equal dangerous settings for 1212 as an example (i.e. I had 1.7vnb with 1301, switched bios with jumper without clrcmos and on first boot it appears that vnb is set to maximum 2.1v - should I occasionally save those settings I would fry the board). Having that crashfree bios rule as switch exposes REX to this risk easily. So, two rules - flash both bios chips with same firmware and set iROG rule as "keep". Actually, I like the position of ground1556 of not having CMOS battery in REX at all too - who knows how stable that crashfree function is. 2. "DRAM static read control" should be "DDR3 read levelling" and "DRAM dynamic write control" should be "DDR3 write leveling". I always had read enabled and write disabled but it seems like both options are fine to be enabled with no performance hit. Enabled dynamic write control fixed an overclockability issue for chA (couldn't break 2GHz stable and straps 266/333 didn't work for me with that control disabled). More info on DDR3 read/srite leveling can be found here - looks like good thing: https://daffy1108.wordpress.com/2010/09/02/understanding-ddr3-write-leveling-and-read-leveling/
-
Cl5 equals cl6 in performance as RTL stays the same - was using it just because it wasn't giving me extra problems. As of air vs SS cooling, stability to run 32m back to back several times: with BBSE 8-10-7-22 wcl6 trfc 74 vs 6-9-6-18 wcl7 trfc 58 (1.85v vs 1.9v), with PSC 7-11-7-25 wcl6 trfc 88 vs 5-11-6-21 wcl6 trfc 64 (1.9v vs 2.1v). tRCD of 10 is very unstable with these psc, 1 successful run out of 10 attempts.
-
DDC - SDR SDRAM @ 250.7MHz - 250.7 MHz Memory Frequency
TerraRaptor replied to GRIFF's topic in Result Discussions
Missed the score. Great one!